## **EUROPEAN PATENT (OFFICE**

## Patent Abstracts of Japan

PUBLICATION NUMBER

05121450

**PUBLICATION DATE** 

18-05-93

APPLICATION DATE

13-06-91

APPLICATION NUMBER

03141558

APPLICANT: HITACHI I.TD;

INVENTOR: NAKAGAWA KIYOKAZU;


INT.CL.

: H01L 21/338 H01L 29/812

TITLE

: SEMICONDUCTOR DEVICE AND ITS

**MANUFACTURE** 



ABSTRACT :

PURPOSE: To obtain the title semiconductor device provided with an n-channel GET whose high-speed electron mobility can be utilized effectively by forming the n-channel FET composed of the following: a substrate composed of an SiGe mixed crystal; a channel layer which has been formed on it and which is composed of Ge or an SiGe mixed crystal; an SiGe mixed crystal layer; and a gate electrode.

CONSTITUTION: The title semiconductor device is provided with the following: a substrate 41 composed of an Si<sub>1-x</sub>Ge<sub>x</sub> (where 0.7≤x≤0.85) mixed crystal; and a channel layer 17 which is formed on the substrate 41 and which is composed of Ge or an Si<sub>1-z</sub>Ge<sub>z</sub> (where 0.9≤z<1) mixed crystal. In addition, the title semiconductor device is provided with an n-channel FET which is constituted of the following: Si<sub>1-v</sub>Ge<sub>v</sub> (where 0.7≤y≤0.85) mixed crystal layers 18, 20 formed on the channel layer 17; and a gate electrode 23 provided so as to form a channel in the channel layer 18. For example, a Ge channel layer 17 and an Si<sub>0.2</sub>Ge<sub>0.8</sub> layer 18 are epitaxially grown on a p-type Si<sub>0.2</sub>Ge<sub>0.8</sub> substrate 41. Then, Sb 19 is controlled to be a monoatomic layer or lower and adsorbed; after that, an Si<sub>0.2</sub>Ge<sub>0.8</sub> layer 20 and an Si layer 21 are deposited.

COPYRIGHT: (C)1993,JPO&Japio